summaryrefslogtreecommitdiffstats
path: root/user/bsps/arm/imxrt.rst
diff options
context:
space:
mode:
authorChristian Mauderer <christian.mauderer@embedded-brains.de>2021-05-28 15:58:41 +0200
committerChristian Mauderer <christian.mauderer@embedded-brains.de>2021-07-02 13:52:03 +0200
commit72ae964c5a88baddfb67483a0cb88dd736e06766 (patch)
tree12832754fd8be6f3ff9c116dff46f30bb7e66851 /user/bsps/arm/imxrt.rst
parent78a1ae1755871c148b98df6bcb6f698ee16a6465 (diff)
downloadrtems-docs-72ae964c5a88baddfb67483a0cb88dd736e06766.tar.bz2
user/bsps/imxrt: Info about ARM PLL frequency
Update #4180
Diffstat (limited to '')
-rw-r--r--user/bsps/arm/imxrt.rst20
1 files changed, 20 insertions, 0 deletions
diff --git a/user/bsps/arm/imxrt.rst b/user/bsps/arm/imxrt.rst
index 8a5ee28..3f8b270 100644
--- a/user/bsps/arm/imxrt.rst
+++ b/user/bsps/arm/imxrt.rst
@@ -123,6 +123,26 @@ with your FDT source names)::
Make sure that your new C file is compiled and linked into the application.
+PLL Settings
+------------
+
+The commercial variant of the i.MXRT1052 on the evaluation board allows a clock
+up to 600MHz for the ARM core. For some industrial variants only up to 528MHz
+are specified. To make it possible to adapt to these variants the application
+can overwrite the following constant:
+
+.. code-block:: c
+
+ #include "fsl_clock_config.h"
+
+ const clock_arm_pll_config_t armPllConfig_BOARD_BootClockRUN = {
+ .loopDivider = 100,
+ .src = 0,
+ };
+
+With the default configuration of a 24MHz oscillator, the loopDivider has to be
+88 for the 528MHz.
+
Clock Driver
------------