summaryrefslogtreecommitdiff
path: root/bsps (follow)
AgeCommit message (Collapse)Author
2020-01-07bsp/raspberrypi: Enable FDT support.G S Niteesh
This commit adds FDT support to the BSP.
2020-01-07bsp/raspberrypi: Fix size of work area.Christian Mauderer
The BSP tried to get the size of the SDRAM based on the revision code. Unfortunately the code had some bugs so that the default size has been used. Beneath that the MMU table hasn't been adapted. This patch queries the SDRAM size via a special VC Mailbox call instead. For the MMU adaption a simmilar method to the one in the imx BSP is used.
2020-01-07bsps/arm: Define index of the workspace entry.Christian Mauderer
The imx BSP contained a hack to change the workspace entry of the MMU table. This makes the used define visible for other BSPs too so that the same hack can be used for example in raspberry pi too.
2020-01-03bsps/irq: fix resource leak in irq-server.cGedare Bloom
Resource leak identified by Coverity (CID 1456675). The value of instances is leaked in case some but not all irq servers are created. It should be stored in bsp_interrupt_server_instances.
2020-01-02bsps/powerpc: Fix warningSebastian Huber
Update #3834.
2019-12-19bsps/powerpc: Support constructors with prioritySebastian Huber
Close #3339.
2019-12-19bsps/arm: Export bsp_start_hook_0_doneSebastian Huber
Close #3789.
2019-12-13config: Add _MPCI_ConfigurationSebastian Huber
Replace the user MPCI configuration table with a system provided _MPCI_Configuration. Update #3735.
2019-12-13rtems: Add and use rtems_object_get_local_node()Sebastian Huber
Update #3841.
2019-12-11mpci: Simplify MPCI configurationSebastian Huber
Use watchdog for shared memory driver instead of a Classic API Timer.
2019-12-11clock: Simplify driver initializationSebastian Huber
Use a system initialization handler instead of a legacy IO driver. Update #3834.
2019-12-11clock: Remove Clock_exit() from APISebastian Huber
This function is no longer supported by the standard clock driver implementation (clockimpl.h). Update #3436.
2019-12-05bsp/xen: Use BSP options for all linkcmds varsSebastian Huber
Update #3818.
2019-12-05bsp/xen: Create BSPJeff Kubascik
Create the Xen BSP for Xen on ARM.
2019-12-05bsps/arm: Unmask generic timer in interrupt handlerJeff Kubascik
Xen will mask the virtual timer before injecting the interrupt to the guest.
2019-12-05bsps/arm: Add zImage boot headerJeff Kubascik
Xen currently only supports the zImage loader for 32 bit guests on ARM targets.
2019-11-29Regenerate headers.amSebastian Huber
2019-11-25bsp/mpc55xxevb: Remove obsolete linker cmd fileSebastian Huber
Update #3818.
2019-11-25bsp/gen83xx: Remove obsolete linker command fileSebastian Huber
Update #3818.
2019-11-19bsp/lpc32xx: Fix linker command fileSebastian Huber
2019-11-19bsp/imx7: Rename linker command fileSebastian Huber
This BSP family uses only one linker command file. Use the standard name. Update #3818.
2019-11-19bsp/altcycv_devkit: Rename linker command fileSebastian Huber
This BSP family uses only one linker command file. Use the standard name. Update #3818.
2019-11-18bsp/atsamv: Fix warningSebastian Huber
2019-11-14bsp/t32mppc: Rename linker command fileSebastian Huber
This BSP family uses only one linker command file. Use the standard name. Update #3818.
2019-11-14bsp/beagle: Rename linker command fileSebastian Huber
This BSP family uses only one linker command file. Use the standard name. Update #3818.
2019-11-14bsp/riscv: Fix format and warningsSebastian Huber
Update #3785.
2019-11-14bsp/riscv: Fix use of uninitialized integerSebastian Huber
2019-11-14bsp/riscv: riscv_get_core_frequency()Sebastian Huber
Always provide this function. Return 0 by default. Fix formatting. Simplify function. Update #3785.
2019-11-14bsp/gumstix: Fix warningSebastian Huber
2019-10-31bsps/arm: Add support for small pages MMUSebastian Huber
The small page MMU support reduces the granularity for memory settings through the MMU from 1MiB sections to 4KiB small pages. Enable it by default on the realview_pbx_a9_qemu BSP.
2019-10-30bsps/riscv: UART - Read reg-shift from DTB to properly set/get registersHesham Almatary
2019-10-27riscv: Add new BSP cfg variants to be built with llvm/clangHesham Almatary
2019-10-27riscv: Add new offending input sections to the linker scriptHesham Almatary
2019-10-27riscv: Add NOLOAD directive to the .work sectionHesham Almatary
ld.lld defaults .work to PROGBITS otherwise
2019-10-27riscv: Address differences in the linkerscript between GNU LD and LLVM/LLDHesham Almatary
LLVM/LLD does not support STARTUP and ALIGN_WITH_INPUT directives that GNU LD support. INPUT and ALIGN(8) are supported by LLVM/LLD and can replace the unsupported STARTUP/ALIGN_WITH_INPUT directives. The commit conditionally adds the supported directive that linkers can understand depending on the toolchain used to compile RTEMS i.e., clang or gcc. Clang is assumed to use LLD by default.
2019-10-27riscv: Generate linkcmds.base from the shared linkcmds.base.inHesham Almatary
This commit moves the existing linkcmds.base to linkcmds.base.in in order to make it configurable by autotools.
2019-10-23bsp/xilinx-zynq: Simplify linkcmds configSebastian Huber
Use NULL-pointer protection also for Qemu variant. Do all calculations in the linker command file. This is a preparation for the new build system.
2019-10-23bsp/xilinx-zynqmp: Simplify linkcmds configSebastian Huber
Do all calculations in the linker command file. This is a preparation for the new build system.
2019-10-23bsp/atsam: Use PIO for SC16IS752.Christian Mauderer
This allows to mix SC16IS752 chips with other interrupts.
2019-10-23bsp/atsam: Add additional PIO helper.Christian Mauderer
2019-10-23bsps/atsam: Improve case for level triggered IRQs.Christian Mauderer
For level triggered interrupts currently the handler would have been called two times (assuming no one cleared the mask in a handler which would have been bad because the handler couldn't process all other that got cleared by accident). This patch allows the handler only to return if nothing is left to do.
2019-10-23riscv: add freedom E310 Arty A7 bspPragnesh Patel
Added support for Sifive Freedom FE310 soc on Arty A7 FPGA board. Update #3785. Signed-off-by: Pragnesh Patel <pragnesh.patel@sifive.com>
2019-10-19arm/beanglebone: Fix i2c build error.Chris Johns
2019-10-01bsp/erc32: Improve pseudo-SMP supportSebastian Huber
Add support for _SMP_Send_message() to the own processor. This is required by the smpmulticast01 test program.
2019-09-20rtems: Add rtems_interrupt_server_entry_move()Sebastian Huber
The use case for this function is the libbsd. In FreeBSD, the interrupt setup and binding to a processor is done in two steps. Message based interrupts like PCIe MSI and MSI-X interrupts can be implemented through interrupt server entries. They are setup at the default interrupt server and may optionally move to an interrupt server bound to a specific processor.
2019-09-19bsps/beagle: register i2c device at initializationVijay Kumar Banerjee
2019-09-06record: Allow tracing of ISR disable/enableSebastian Huber
Directly use the CPU port API in boot_card() to allow tracing of the higher level interrupt disable/enable routines, e.g. _ISR_Local_disable() and _ISR_Local_enable(). Currently, there is no configuration option to enable this. Below is a patch. It may be used to investigate some nasty low level bugs in the system. Update #3665. diff --git a/cpukit/include/rtems/score/isrlevel.h b/cpukit/include/rtems/score/isrlevel.h index c42451d010..46d361ddc2 100644 --- a/cpukit/include/rtems/score/isrlevel.h +++ b/cpukit/include/rtems/score/isrlevel.h @@ -40,6 +40,10 @@ extern "C" { */ typedef uint32_t ISR_Level; +uint32_t rtems_record_interrupt_disable( void ); + +void rtems_record_interrupt_enable( uint32_t level ); + /** * @brief Disables interrupts on this processor. * @@ -56,8 +60,7 @@ typedef uint32_t ISR_Level; */ #define _ISR_Local_disable( _level ) \ do { \ - _CPU_ISR_Disable( _level ); \ - RTEMS_COMPILER_MEMORY_BARRIER(); \ + _level = rtems_record_interrupt_disable(); \ } while (0) /** @@ -72,10 +75,7 @@ typedef uint32_t ISR_Level; * _ISR_Local_disable(). */ #define _ISR_Local_enable( _level ) \ - do { \ - RTEMS_COMPILER_MEMORY_BARRIER(); \ - _CPU_ISR_Enable( _level ); \ - } while (0) + rtems_record_interrupt_enable( _level ) /** * @brief Temporarily enables interrupts on this processor. @@ -98,9 +98,8 @@ typedef uint32_t ISR_Level; */ #define _ISR_Local_flash( _level ) \ do { \ - RTEMS_COMPILER_MEMORY_BARRIER(); \ - _CPU_ISR_Flash( _level ); \ - RTEMS_COMPILER_MEMORY_BARRIER(); \ + rtems_record_interrupt_enable( _level ); \ + _level = rtems_record_interrupt_disable(); \ } while (0) /
2019-08-12arm/tlb: Fix the MP affinity check to invalidate ASIDs.Chris Johns
- The TI's CortexA7 MP MPIDR register returns 0 Updates #3760
2019-08-12arm/raspberry: Set the workspace based on the mailbox version.Chris Johns
- Update the linkcmd file to support configure settings - Set the workspace size based on the revision value
2019-08-12libdl/debugger: Fix the broken list delete when unloading an object module.Chris Johns
Closes #3777
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-29 01:51:03 +0000