summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDaniel Hellstrom <daniel@gaisler.com>2017-02-13 09:31:36 +0100
committerBuild <build@gaisler.com>2017-02-13 09:59:52 +0100
commit69aa997972c94f15260c0983e1c0eed58b5a0572 (patch)
tree0a938611096ba03ef466ca742621b4d75b7c12b7
parent38ca68d664702b11ee417afa73363dccd945ceab (diff)
leon3: pre-compiled LEON3 BSPs use SPARCv7 UT699 compiler flagsrcc-v1.2.21rcc-v1.2.20crcc-v1.2.20b
The default LEON3 BSP build flags will now be SPARCv7 UT699 soft-float, for ISA compatibility and to activate all errata work arounds. The pre-built BSP libraries will now be compatible with the Cobham LEON3 chips (GR712RC, UT699, UT699E, UT700, RTAX) and with LEON4 too. The flags used are now: -mcpu=v7 -mtune=ut699 -msoft-float
-rw-r--r--c/src/lib/libbsp/sparc/leon3/make/custom/leon3.cfg2
1 files changed, 1 insertions, 1 deletions
diff --git a/c/src/lib/libbsp/sparc/leon3/make/custom/leon3.cfg b/c/src/lib/libbsp/sparc/leon3/make/custom/leon3.cfg
index 72cddffb27..d922cb7404 100644
--- a/c/src/lib/libbsp/sparc/leon3/make/custom/leon3.cfg
+++ b/c/src/lib/libbsp/sparc/leon3/make/custom/leon3.cfg
@@ -11,7 +11,7 @@ RTEMS_CPU_MODEL=leon3
# This contains the compiler options necessary to select the CPU model
# and (hopefully) optimize for it.
-CPU_CFLAGS = -mcpu=cypress -msoft-float
+CPU_CFLAGS = -mcpu=cypress -msoft-float -mtune=ut699
# optimize flag: typically -O2
CFLAGS_OPTIMIZE_V = -O2 -g