summaryrefslogtreecommitdiffstats
path: root/c (follow)
Commit message (Collapse)AuthorAgeFilesLines
* nios2_iss/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-10/+0
|
* moxiesim/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-9/+0
|
* sim68000/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-17/+0
|
* ods68302/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-17/+3
|
* mvme136/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-16/+0
|
* mrm332/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-17/+3
|
* gen68360/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-16/+0
|
* gen68340/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-16/+0
|
* gen68302/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-22/+1
|
* m32rsim/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-17/+0
|
* m32cbsp/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-17/+0
|
* lm32_evr/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-15/+1
|
* pc386/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-16/+0
|
* h8sim/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-16/+0
|
* gensh1/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-10/+2
|
* gensh2/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-10/+2
|
* gensh4/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-10/+2
|
* shsim/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-12/+2
|
* usiii/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-17/+0
|
* niagara/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-17/+0
|
* gba/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-12/+0
|
* avrtest/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-17/+0
|
* eZKit533/include/bsp.h: Remove rtems_bsp_delay()Joel Sherrill2014-03-211-9/+0
|
* Change all references of rtems.com to rtems.org.Chris Johns2014-03-211963-1982/+1982
|
* libchip: Relax buffer counts and add fatal errorRalf Kirchner2014-03-142-3/+17
|
* bsps/arm: Add DP83848 PHY support to LPC EthernetPavel Pisa2014-03-141-0/+8
|
* bsps/arm: Add PHY detection to LPC EthernetPavel Pisa2014-03-141-13/+45
|
* bsps/arm: Reset MII management in LPC EthernetPavel Pisa2014-03-141-1/+7
| | | | Reduce MII clock to support LPC17XX.
* bsp/lpc24xx: Add LPC24XX_PIN_ETHERNET_POWER_DOWNPavel Pisa2014-03-142-0/+15
|
* bsp/lpc24xx: Add lpc24xx_pin_get_first_index()Sebastian Huber2014-03-141-0/+10
|
* bsps/powerpc: Add support for interrupt profilingSebastian Huber2014-03-141-2/+51
|
* bsps/leon3: Add interrupt delay profiling supportSebastian Huber2014-03-141-1/+38
|
* sparc: Add support for interrupt profilingSebastian Huber2014-03-141-2/+23
|
* score: Add SMP lock profiling supportSebastian Huber2014-03-141-1/+2
|
* libchip: Include <bsp.h> BSP options definitionSebastian Huber2014-03-141-2/+2
|
* libchip: Check interrupt extension availabilitySebastian Huber2014-03-131-0/+13
|
* libchip: Avoid <bsp/utility.h>Sebastian Huber2014-03-132-578/+612
|
* bsp/altera-cyclone-v: Made hwlib compile cleanRalf Kirchner2014-03-133-281/+6
| | | | Made Alteras hwlib compile clean within the RTEMS build system
* bsp/altera-cyclone-v: Add Alteras hwlibRalf Kirchner2014-03-1323-0/+71250
| | | | Add files from Alteras hwlib
* bsp/altera-cyclone-v: New BSPRalf Kirchner2014-03-1322-0/+2544
| | | | | | | | | | | | | Implemented so far: - nocache heap for uncached RAM - basic timer - level 1 cache handling for arm cache controller in arm-cache-l1.h - level 2 L2C-310 cache controller - MMU - DWMAC 1000 ethernet controller - basic errata handling - smp startup for second core
* libchip: Add dwmac 10/100/1000 network driverRalf Kirchner2014-03-1316-1/+6540
|
* libbsp/xilinx-zynq: Share handling for ARM cache controller L2C-310Ralf Kirchner2014-03-133-988/+4
|
* bsp/arm: Add handling for level 2 L2C-310 cache controllerRalf Kirchner2014-03-132-0/+1998
| | | | | | arm-l2c-310/cache_.h contains the handling for the L2C-310 level 2 cache controller from arm. It references the arm level 1 cache handling in the new file arm-cache-l1.h.
* bsp/arm: Add SCU errata handling for L2C-310 cacheRalf Kirchner2014-03-132-10/+36
|
* bsp/xilinx-zynq: Add arm-errata.h and arm-release-id.hRalf Kirchner2014-03-132-0/+10
|
* bsp/realview-pbx-a9: Add arm-errata.h and arm-release-id.hRalf Kirchner2014-03-132-0/+10
|
* bsp/raspberrypi: Add arm-errata.h and arm-release-id.hRalf Kirchner2014-03-132-0/+10
|
* bsp/lpc32xx: Add arm-errata.h and arm-release-id.hRalf Kirchner2014-03-132-0/+10
|
* bsp/arm: Add arm-errata.h and arm-release-id.hRalf Kirchner2014-03-132-0/+279
|
* bsp/arm: Add linker symbol bsp_processor_countRalf Kirchner2014-03-131-0/+2
|