summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2013-09-06 10:05:35 +0200
committerSebastian Huber <sebastian.huber@embedded-brains.de>2013-09-06 10:06:48 +0200
commit784d2a1cc912211f530a6dcef60147a6c62f2a75 (patch)
tree32846067407058324a9677af8682e0949a15cf14
parentuuid: make integer arithmetic conversion explicit (diff)
downloadrtems-784d2a1cc912211f530a6dcef60147a6c62f2a75.tar.bz2
arm: Fix inconsistent define usage
-rw-r--r--cpukit/score/cpu/arm/arm-exception-frame-print.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/cpukit/score/cpu/arm/arm-exception-frame-print.c b/cpukit/score/cpu/arm/arm-exception-frame-print.c
index 391e2ffd97..c21c9dcf10 100644
--- a/cpukit/score/cpu/arm/arm-exception-frame-print.c
+++ b/cpukit/score/cpu/arm/arm-exception-frame-print.c
@@ -55,10 +55,11 @@ void _CPU_Exception_frame_print( const CPU_Exception_frame *frame )
"R6 = 0x%08x LR = 0x%08x\n"
"R7 = 0x%08x PC = 0x%08x\n"
#if defined(ARM_MULTILIB_ARCH_V4)
- "CPSR = 0x%08x VEC = 0x%08x\n",
+ "CPSR = 0x%08x "
#elif defined(ARM_MULTILIB_ARCH_V7M)
- "XPSR = 0x%08x VEC = 0x%08x\n",
+ "XPSR = 0x%08x "
#endif
+ "VEC = 0x%08x\n",
frame->register_r0,
frame->register_r8,
frame->register_r1,