summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2015-04-27 09:40:16 +0200
committerSebastian Huber <sebastian.huber@embedded-brains.de>2015-04-27 09:40:16 +0200
commit4bf2a6aa09c47636b3fc06758449c886140d1b9d (patch)
tree201ed63b7679f452ad7c545af4c5d2e8dc746ae0
parentFix broken BSPs due to a shared cache function declaration. (diff)
downloadrtems-4bf2a6aa09c47636b3fc06758449c886140d1b9d.tar.bz2
bsps/cache: Clarify range functions support
-rw-r--r--c/src/lib/libcpu/shared/include/cache.h2
-rw-r--r--c/src/lib/libcpu/shared/src/cache_manager.c8
2 files changed, 6 insertions, 4 deletions
diff --git a/c/src/lib/libcpu/shared/include/cache.h b/c/src/lib/libcpu/shared/include/cache.h
index 2699791cba..9220a20d28 100644
--- a/c/src/lib/libcpu/shared/include/cache.h
+++ b/c/src/lib/libcpu/shared/include/cache.h
@@ -21,9 +21,7 @@
#ifndef __LIBCPU_CACHE_h
#define __LIBCPU_CACHE_h
-void _CPU_cache_flush_data_range(const void *d_addr, size_t n_bytes);
void _CPU_cache_flush_1_data_line(const void *d_addr);
-void _CPU_cache_invalidate_data_range(const void *d_addr, size_t n_bytes);
void _CPU_cache_invalidate_1_data_line(const void *d_addr);
void _CPU_cache_freeze_data(void);
void _CPU_cache_unfreeze_data(void);
diff --git a/c/src/lib/libcpu/shared/src/cache_manager.c b/c/src/lib/libcpu/shared/src/cache_manager.c
index 3f7a066ca1..202ea8e1ba 100644
--- a/c/src/lib/libcpu/shared/src/cache_manager.c
+++ b/c/src/lib/libcpu/shared/src/cache_manager.c
@@ -20,9 +20,13 @@
* rtems/c/src/lib/libcpu/CPU/cache_.h
*
* The cache implementation header file can define
- * CPU_CACHE_SUPPORT_PROVIDES_RANGE_FUNCTIONS
+ *
+ * #define CPU_CACHE_SUPPORT_PROVIDES_RANGE_FUNCTIONS
+ *
* if it provides cache maintenance functions which operate on multiple lines.
- * Otherwise a generic loop with single line operations will be used.
+ * Otherwise a generic loop with single line operations will be used. It is
+ * strongly recommended to provide the implementation in terms of static
+ * inline functions for performance reasons.
*
* The functions below are implemented with CPU dependent inline routines
* found in the cache.c files for each CPU. In the event that a CPU does