summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJoel Sherrill <joel@rtems.org>2019-01-16 15:42:18 -0600
committerJoel Sherrill <joel@rtems.org>2019-01-16 15:42:18 -0600
commit12dfe5dcb1412db47c51d4736551d81a7c77d064 (patch)
tree44503e774b6cccf18c04a39c3b7c11e8ef950681
parentm68k/include/rtems/score/cpu.h: Add include of address.h (diff)
downloadrtems-12dfe5dcb1412db47c51d4736551d81a7c77d064.tar.bz2
bsps/i386/shared/cache/cache.c: Make compile
-rw-r--r--bsps/i386/shared/cache/cache.c29
1 files changed, 29 insertions, 0 deletions
diff --git a/bsps/i386/shared/cache/cache.c b/bsps/i386/shared/cache/cache.c
index f8358f2295..3d53ff0a21 100644
--- a/bsps/i386/shared/cache/cache.c
+++ b/bsps/i386/shared/cache/cache.c
@@ -55,11 +55,22 @@ static void _CPU_cache_flush_entire_data(void)
{
__asm__ volatile ("wbinvd");
}
+
static void _CPU_cache_invalidate_entire_data(void)
{
__asm__ volatile ("invd");
}
+static void _CPU_cache_invalidate_entire_instruction(void)
+{
+ __asm__ volatile ("invd");
+}
+
+static void _CPU_cache_invalidate_1_instruction_line(const void *i_addr)
+{
+ _CPU_cache_invalidate_entire_instruction();
+}
+
static void _CPU_cache_enable_data(void)
{
_CPU_enable_cache();
@@ -70,6 +81,24 @@ static void _CPU_cache_disable_data(void)
_CPU_disable_cache();
}
+static void _CPU_cache_enable_instruction(void)
+{
+ _CPU_enable_cache();
+}
+
+static void _CPU_cache_disable_instruction(void)
+{
+ _CPU_disable_cache();
+}
+
+static void _CPU_cache_freeze_instruction(void)
+{
+}
+
+static void _CPU_cache_unfreeze_instruction(void)
+{
+}
+
#endif
#include "../../../shared/cache/cacheimpl.h"