summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorPavel Pisa <ppisa@pikron.com>2013-07-25 10:34:50 +0200
committerSebastian Huber <sebastian.huber@embedded-brains.de>2013-07-26 11:55:47 +0200
commit02632e83e02dacfbd6a50a1a3d7e1158ae069e5d (patch)
tree2aa0720c590e6d47345896b4aea71f123efd336c
parentscore: Merge tod implementation into one file (diff)
downloadrtems-02632e83e02dacfbd6a50a1a3d7e1158ae069e5d.tar.bz2
bsp/csb336: mc9328mxl correct AITC access in bsp_interrupt_dispatch.
The original version is missing void and result is that (*x >> 16) is optimized to ldh rX,[rY]. But it is not allowed/supported to access bus/address range used by AITC by other than 32 bit wide accesses and 16-bit access results in the data abort exception. The corrected version works on real hardware and is even more readable. Signed-off-by: Pavel Pisa <ppisa@pikron.com>
-rw-r--r--c/src/lib/libcpu/arm/mc9328mxl/irq/irq.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/c/src/lib/libcpu/arm/mc9328mxl/irq/irq.c b/c/src/lib/libcpu/arm/mc9328mxl/irq/irq.c
index 447dedfc8c..7c58a893d6 100644
--- a/c/src/lib/libcpu/arm/mc9328mxl/irq/irq.c
+++ b/c/src/lib/libcpu/arm/mc9328mxl/irq/irq.c
@@ -20,7 +20,8 @@
void bsp_interrupt_dispatch(void)
{
- rtems_vector_number vector = *((uint32_t *) 0x00223040) >> 16;
+
+ rtems_vector_number vector = MC9328MXL_AITC_NIVECSR >> 16;
bsp_interrupt_handler_dispatch(vector);
}